. Mt年-83-02

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Prior Application:

Y. SASAKI et al

Serial No. 08/930,219 Filed: October 20, 1997

Group Art Unit:

2763

Examiner:

H. Jones

For:

METHOD FOR DESIGNING SEMICONDUCTOR INTEGRATED CIRCUIT AND AUTOMATIC

DESIGNING DEVICE

INFORMATION DISCLOSURE STATEMENT

Commissioner of Patents Washington, D.C. 20231

Sir:

In accordance with the duty of disclosure, the applicants inform the Examiner of the documents cited during prosecution of the parent application, Serial No. 08/930,219.

The above-referenced patent application is a continuation application of U.S. Application Serial No. 08/930,219, filed on October 20, 1997, from which priority is claimed under 35 U.S.C. § 120.

The applicants request the Examiner to initial and return a copy of the attached PTO-1449 form to indicate that the references have been considered.

Respectfully submitted,

John R. Mattingly Registration No. 304

Attorney for Applicants

MATTINGLY, STANGER & MALUR 104 East Hume Avenue Alexandria, Virginia 22301 (703) 684-1120

Date: September 11, 2000

	•	_	5
Sheet	- 1	of	- •

Y. DOCKET NO. T-83-02 LICANT Y. SASAKI e NG DATE 9/11/00 JMENTS	t al	GROUP 2763					
Y. SASAKI e NG DATE 9/11/00 IMENTS							
9/11/00 IMENTS							
	CLASS			GROUP 2763			
ME	CLASS						
		SUBCLASS	FILING	DATE			
				·			
			٠				
Maki et al							
UMENTS							
COUNTRY Japanese Laid-Open Patent Japanese Laid-Open Patent Japanese Laid-Open Patent		SUBCLASS	YES NO				
		-					
			·				
nt				. -			
nt							
Title, Date, Pertinent F	Pages, etc.)	-					
JRNAL OF INFORMATIO	ON PROCES	SING,					
	····						
OCEEDINGS OF 1994 A	UTUMN						
CIRCUITS CONFERENCE	. 1994,	-					
PP. 603-606. IDATE CONSIDERED							

					Sheet 01						
FORM PTO-1- (REV. 7-80)	449		U.S. DEPARTM PATENT AND	MENT OF COMMERCE TRADEMARK OFFICE	NIT-83 -02		SERIAL NO.				
LI	ST C	OF DOCUMENTS	S CITED BY A	APPLICANT	APPLICANT Y. SASAK	l et al					
		(Use several sh	eets if necessary	<i>(</i>)	FILING DATE 9/11/0		GROUP 2763				
				U. S. PATENT D	OCUMENTS	1					
EXAMINER		DOCUMENT DATE			NAME	CLASS	SUBCLASS	FILING DAT			
	AA		1 1					-			
	AB		//								
	AC		//								
	AD		11								
	AE		1,1	 	<u></u>						
	AF				 						
	AG										
	АН				_				•		
	Al	·				-					
	AJ										
	AK										
		<u> </u>	FC	REIGN PATENT I	DOCUMENTS		<u> </u>				
		DOCUMENT	DATE		DUNTRY	CLASS	SUBCLASS		LATION		
	AL	1-216622	08/30/89	Japanese Laid-Open				YES	NO		
		1-256219	10/12/89	Japanese Laid-Open							
	AM	1-250213							1		
					Patent						
	AN		11		Patent						
	AO		11		Patent						
			11			The Company of the Land					
	AO		/ / / / THER DOCU	MENTS (Including A	uthor, Title, Date, Pertine	nt Pages, etc.)					
	AO		/ / // // // // // // // // // // // //	MENTS (Including A		nt Pages, etc.)					
	AO	IEEE TRANS	/ / // // // // // // // // // // // //	MENTS (Including A	<i>uthor, Title, Date, Pertine</i> 5, No. 3, August, 1986,						
	AO	pp. 677-69	/ / // // // // // // // // // // // //	MENTS (Including A) OMPUTERS, Vol. C-3	uthor, Title, Date, Pertine						
	AP AR	PROCEEDING CONGRESS	THER DOCUI	MENTS (Including A) OMPUTERS, Vol. C-39 ORMATION PROCESS: 6-144.	uthor, Title, Date, Pertine 5, No. 3, August, 1986, NG SOCIETY 44TH NAT	IONAL					
	AP AR	PROCEEDIN CONGRESS	THER DOCUI SACTIONS ON C 1. SIGS OF THE INFO SIGN PP. 6-143 TO SE NAL OF SOLID-ST ferential Pass-Tra	MENTS (Including A) OMPUTERS, Vol. C-39 ORMATION PROCESS: 6-144.	uthor, Title, Date, Pertine 5, No. 3, August, 1986, NG SOCIETY 44TH NAT	IONAL					
EXAMINER	AP AR	PROCEEDING CONGRESS	THER DOCUI SACTIONS ON C 1. SIGS OF THE INFO SIGN PP. 6-143 TO SE NAL OF SOLID-ST ferential Pass-Tra	MENTS (Including A) OMPUTERS, Vol. C-39 ORMATION PROCESSI 6-144. TATE CIRCUITS, Vol. Insistor Logic Design"	uthor, Title, Date, Pertine 5, No. 3, August, 1986, NG SOCIETY 44TH NAT	IONAL					

Sheet	3	of	5
วกยอย		O1	

FORM PTO-1449 U.S. DEPARTMENT OF COMMERC (REV. 7-80) PATENT AND TRADEMARK OFFICE				RCE ATTY. DOCKET NO. NIT-83 -02 APPLICANT						
L	ST O	F DOCUMENT			Y. SASAKI	et ai				
		(Use several sh	eets if necessary)		FILING DATE 9/11/00		GROUP 2763			
				U. S. PATENT D	OCUMENTS					
* EXAMINER		DOCUMENT	DATE		NAME CLAS		SUBCLASS	FILING DATE		
	AA		1 1							
	АВ		11							
	AC		. 11							
	AD		11							
	AE		1 1							
	AF	· · · · · · · · · · · · · · · · · · ·						٠,		
	AG									
	АН									
	Al		·				,			
	LA									
	AK									
			FOI	REIGN PATENT D	OCUMENTS					
		DOCUMENT	DATE	co	DUNTRY	CLASS	SUBCLASS	TRANSLATION YES NO		
	AL		11							
	АМ		11							
	AN		11							
	AO		11							
	АР		1 /							
		0	THER DOCUM	ENTS (Including Au	ithor, Title, Date, Pertinent	Pages, etc.)				
					SC-25, No. 2, April 1990, lementary Pass-Transistor					
	AR		o et al, pp. 388-3							
					FERENCE, 1994 Digest, "Lance and Cost of Logic	ean				
	AS		et al, pp. 603-60							
·					ON OF THE INSTITUTE OF		S,			
	AT		es, page 64.							
EXAMINER	1	 !		DATE	CONSIDERED					
		reference considered, wi		n conformance with MPSP 5	609; Graw line through citation if not	in conformance	and not considered.	· · · · · ·		

FORM PTO-1449 U.S. DEPARTMENT OF COMMERC (REV. 7-80) PATENT AND TRADEMARK OFFIC				RCE ATTY. DOCKET NO. NIT-83-02 APPLICANT							
LIS.			S CITED BY A		Y. SASAKI et al						
	(L	lse several sh	eets if necessary	<i>(</i>)	FILING DATE		2763				
				U. S. PATENT	OCUMENTS						
* EXAMINER	O	OCUMENT	UMENT DATE		NAME			SUBCLASS		DATE	
. A	(A		1.1		- · · · · · · · · · · · · · · · · · · ·						
A	В		1.1								
A	c		1 1		· · · · · · · · · · · · · · · · · · ·						
А	'O		11		· · · · · · · · · · · · · · · · · · ·						
А	Æ		11					·			
A	F										
А	ıG						···				
A	ин -										
A										•	
A	'1 									· · · · · ·	
A	ıK .										
			FC	REIGN PATENT	DOCUMENTS						
	D	OCUMENT	DATE	С	COUNTRY CLAS			SUBCLASS	TRANSLATION YES NO		
A	, L		11						, , ,		
A	M	. 36	1 1								
A	'N		1 1				<u> </u>				
A	0		1 1								
A	,p		1 1								
		0	THER DOCU	MENTS (Including A	luthor, Title, Date,	Pertinent Pag	es, etc.)			<u> </u>	
A	.R		ed Algorithms fo	OMPUTERS, Vol. C-3 r Boolean Function M						·	
A	s		ti-Level Pass-Tra	PERS OF IEEE 1995 S Insistor Logic for Low			LECTRO	NICS,			
A	т									M	
EXAMINER	<u> </u>	<u> </u>		DAT	E CONSIDERED	· · · · · · · · · · · · · · · · · · ·					
* EXAMINER: in				s in conformance with MPEP	509; Oraw line through	citation if not in co	onformance	and not considered.			

							Sh	eet 5	_ of	5		
FORM PTO				NT OF COMMERC RADEMARK OFFIC	·							
	LIST	OF DOCUMEN	TS CITED BY APP	LICANT	APPLICANT Y. SASAKI et al							
			sheets if necessary)		FILING DATE GROUP 2763							
				U.S. PATEN	T DOCUMENTS							
* EXAMINER		DOCUMENT	DATE		NAME	C	LASS	SUBCLASS		G DATE		
	AA						· · · · ·		(,			
	АВ						·····					
	AC											
	AD							·				
	AE									·		
	AF											
	AG	· 		 								
	АН			· · · · · · · · · · · · · · · · · · ·						, .		
	Al											
	AJ				·							
	AK											
				FOREIGN PATE	ENT DOCUMENTS							
		DOCUMENT	DATE		COUNTRY	С	LASS	SUBCLASS	TRANS YES	LATION NO		
	AL											
	АМ											
	AN											
	AO											
	АР											
			OTHER DOCUMEN	NTS (Including Au	ıthor, Title, Date, Pertir	nent Pages,	etc.)					
	AR -	Tai: Pipe Comp. D	lined Fault Simulati esign; pp. 564-56	ion on Parallel M 7 10/93	achines using the circu	it flow grap	h; 199	3 IEEE Int. Co	ont. on			
	AS -	Caban et	al.; A parallel BDD	engine for logic	verification; 5th annua	al IEEE Int.	ASIC C	onf., pp. 499	-502 19	/92		
	AT _	Fujita et a binary dec	l.; Automatic and sision diagrams; IC	semi-automatic v CAD-90; pp. 38-	erification of switch-le 41 11/90	vel circuits	with te	mporal logic a	ind			
EXAMINER				10	DATE CONSIDERED				<u> </u>			

* EXAMINER: initial if reference considered, whether or not citation is in conformance with MPEP 609; Oraw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.